Paper accepted at F-IDE

Our paper on simulation under arbitrary temporal logic constraints has just been accepted at the Workshop on Formal Integrated Development Environment (F-IDE) at FM.