Verilog Synthesis

Summer School on Generative and Transformational Techniques in Software Engineering, 2005

Verilog Synthesis









Design and Implementation

Verilog Synthesis

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

The Signature of a Rewrite Rule

Definition

From the perspective of type, a labelled rewrite rule has the form:

id : pattern \rightarrow sⁿ [if Boolean]

- the type id is the set of identifiers
- the type pattern is the set of parse expressions over a given grammar
- the type sⁿ is the set of **strategies** of order n
- the Boolean condition is optional

The Signature of a Rewrite Rule

Definition

From the perspective of type, a labelled rewrite rule has the form:

id : pattern \rightarrow sⁿ [if Boolean]

- the type id is the set of identifiers
- the type pattern is the set of parse expressions over a given grammar
- the type *sⁿ* is the set of **strategies** of order *n*
- the Boolean condition is optional

Parse Expression : Pattern

Definition

A **parse expression** is a notation for describing parse trees (concrete syntax trees). Parse expressions are of type **pattern**.

• Let G = (N, T, P, S) denote a context-free grammar.

- A_{id} is a parse expression if A ∈ N. In the context of matching, the parse expression A_{id} is a variable quantified over the set {α | A ^{*}/_G α ∧ α ∈ T^{*}}
- $A[[\alpha']]$ is a parse expression if $A \stackrel{+}{\underset{G}{\Rightarrow}} \alpha$ The parse expression $A[[\alpha']]$ is quantified over the set $\{\beta \mid A \stackrel{+}{\underset{G}{\Rightarrow}} \alpha \stackrel{*}{\underset{G}{\Rightarrow}} \beta \land \beta \in T^*\}$

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

Parse Expression : Pattern

Definition

A **parse expression** is a notation for describing parse trees (concrete syntax trees). Parse expressions are of type **pattern**.

- Let G = (N, T, P, S) denote a context-free grammar.
 - A_{id} is a parse expression if A ∈ N. In the context of matching, the parse expression A_{id} is a variable quantified over the set {α | A ⇒ G α ∧ α ∈ T*}
 - $A[[\alpha']]$ is a parse expression if $A \stackrel{+}{\underset{G}{\to}} \alpha$ The parse expression $A[[\alpha']]$ is quantified over the set $\{\beta \mid A \stackrel{+}{\underset{G}{\to}} \alpha \stackrel{*}{\underset{G}{\to}} \beta \land \beta \in T^*\}$

・ロト < 同ト < 目ト < 目ト < 目と のQQ

Parse Expression Examples

stmtS	::=	stmt stmtS ()
stmt	::=	blocking_assign ";" par_block
par_block	::=	"fork" stmtS "join"
blocking_assign	::=	Ivalue "=" E
Ivalue	::=	
E	::=	id

```
\begin{array}{l} stmtS_{1} \\ stmtS[[stmt_{1} \ stmtS_{1}]] \\ stmtS[[blocking_assign_{1}; \ stmtS_{1}]] \\ stmtS[[lvalue_{1} = E_{1}; \ stmtS_{1}]] \\ stmtS[[lvalue_{1} = E_{1}; ]] \\ stmtS[[stmt_{1} \ stmt_{2} \ stmt_{3} \ stmt_{4}]] \end{array}
```

Verilog Synthesis

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

Strategic Expression: Strategy

Definition

A strategic expression is an expression whose evaluation yields a strategy. A strategic expression of order n has type s^n .

- $s^0 = a pattern$
- $s^{n+1} = lhs \rightarrow s^n$
- s¹ is a first-order strategy
- s² is a second-order strategy
- *sⁿ* where *n* > 1 is a **higher-order strategy**
- the result of applying a strategy of type sⁿ⁺¹ to a tree t is a strategy of type sⁿ

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ◆□ ▶ ◆ □ ▶

Strategic Expression: Strategy

Definition

A strategic expression is an expression whose evaluation yields a strategy. A strategic expression of order n has type s^n .

- $s^0 = a \text{ pattern}$
- $s^{n+1} = lhs \rightarrow s^n$
- s¹ is a first-order strategy
- s² is a second-order strategy
- sⁿ where n > 1 is a **higher-order strategy**
- the result of applying a strategy of type sⁿ⁺¹ to a tree t is a strategy of type sⁿ

An Example of a First-Order Strategy

wrap: stmt [blocking_assign_1;]] \rightarrow stmt [fork blocking_assign_1; join]]

stmtS	::=	stmt stmtS ()
stmt	::=	blocking_assign ";" par_block
par_block	::=	"fork" stmtS "join"
blocking_assign	::=	Ivalue "=" E
Ivalue	::=	
E	::=	id

An Example of a Second-Order Strategy

propagate: blocking_assign [[id_1 = E_1]] \rightarrow E[[id_1]] \rightarrow E_1

stmtS	::=	stmt stmtS ()
stmt	::=	blocking_assign ";" par_block
par_block	::=	"fork" stmtS "join"
blocking_assign	::=	Ivalue "=" E
Ivalue	::=	
E	::=	id

<ロ> <四> <四> < 回> < 回> < 回> < 回> < 回</p>

Constructing Strategies

Definition

Combinators are operators that can be used to construct strategies

Symbol	Description	Example
<+	left-biased choice	$s_1 <+ s_2$
+>	right-biased choice	$s_1 +> s_2$
<;	left-to-right sequential composition	s ₁ <; s ₂
;>	right-to-left sequential composition	$s_1 ;> s_2$
transient	a unary combinator	transient(s)
hide	a unary combinator	hide(s)
	< □ > < ₫	

A Bottom-up Left-to-right(BUL) Generic Traversal



A Top-down Left-to-right(TDL) Generic Traversal



TDL Traversal from a Strategic Perspective



Verilog Synthesis

TD Traversal from a Strategic Perspective



Verilog Synthesis

<ロ> <同> <同> <同> <同> <同> <同> <同> <同</p>

First-Order Strategy Application



Verilog Synthesis

Definitions of Some First-Order Traversals

- def BUL s = all_thread_left(BUL{s}) <; s</pre>
- **def TDL s** = s <; all_thread_left(TDL{s})
- $\begin{array}{lll} \mbox{def Special_TD s} &= & (par_block_1 \rightarrow TDL\{s\}(par_block_1)) \\ &<+ \\ & all_broadcast(Special_TD\{s\}) \end{array}$

Higher-Order Strategy Application



Verilog Synthesis

Higher-Order Strategy Composition



Verilog Synthesis

A Taxonomy of Some Generic Higher-Order Traversals

Traversal	bottom-up	top-down	left-to-right	right-to-left	\oplus
rcond_tdl		\checkmark	\checkmark		+>
rcond_tdr				\checkmark	+>
lcond_tdl			\checkmark		<+
lcond_tdr		\checkmark		\checkmark	<+
rcond_bul	\checkmark		\checkmark		+>
rcond_bur				\checkmark	+>
lcond_bul	\checkmark		\checkmark		<+
lcond_bur	\checkmark			\checkmark	<+
lseq_tdl			\checkmark		<;
lseq_tdr		\checkmark		\checkmark	<;
lseq_bul	\checkmark		\checkmark		<;
lseq_bur	\checkmark			\checkmark	<;

Verilog Synthesis

Verilog Synthesis

Verilog Synthesis

An Overview of Verilog

Verilog is a hardware hardware description language (HDL)

• Verilog has a C-like syntax

- Verilog has constructs to describe parallel computation and sequential computation
 - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
 - Blocks of the form [begin ... end] execute the statements in their bodies in sequential order
 - Blocks of the form [*fork ... join*] execute the statements in their bodies in parallel

An Overview of Verilog

Verilog is a hardware hardware description language (HDL)

Verilog has a C-like syntax

- Verilog has constructs to describe parallel computation and sequential computation
 - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
 - Blocks of the form [begin ... end] execute the statements in their bodies in sequential order
 - Blocks of the form [*fork ... join*] execute the statements in their bodies in parallel

An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
 - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
 - Blocks of the form [[begin ... end]] execute the statements in their bodies in sequential order
 - Blocks of the form [*fork ... join*] execute the statements in their bodies in parallel

An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
 - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
 - Blocks of the form [begin ... end] execute the statements in their bodies in sequential order
 - Blocks of the form [*fork ... join*] execute the statements in their bodies in parallel

An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
 - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
 - Blocks of the form [begin ... end] execute the statements in their bodies in sequential order
 - Blocks of the form [*fork ... join*] execute the statements in their bodies in parallel

An Overview of Verilog

- Verilog is a hardware hardware description language (HDL)
- Verilog has a C-like syntax
- Verilog has constructs to describe parallel computation and sequential computation
 - The items in a module execute in parallel (e.g., *continuous assignment* statements and *always* statements)
 - Blocks of the form [begin ... end] execute the statements in their bodies in sequential order
 - Blocks of the form [[fork ... join]] execute the statements in their bodies in parallel

Synthesis Goals

Goal

Develop a transformation-based synthesis system that removes sequential computation from Verilog programs

Goal

Construct a transformation whose manipulations are guided by correctness-preserving algebraic laws

Verilog Synthesis

<ロ> <同> <同> < 回> < 回> < 回> < 回</p>

Synthesis Goals

Goal

Develop a transformation-based synthesis system that removes sequential computation from Verilog programs

Goal

Construct a transformation whose manipulations are guided by correctness-preserving algebraic laws

Verilog Synthesis

<ロ> <同> <同> < 回> < 回> < 回> < 回</p>

Synthesis Example: Source

```
module example (out1, out2, in, cs);
input in;
output out1, out2;
```

always@(*) begin

```
out1 = !cs;
ns = out1;
out2 = !out1 || c2;
if (cs ==0) out2 = !out1;
else ns = 0;
```

end

endmodule

Intermediate Form

```
module example(out1, out2, in, cs);
input in;
output out1, out2;
always@(*) begin
```

```
fork out1 = !cs; ns = ns; out2 = out2; join
fork ns = out1; out1 = out1; out2 = out2; join
fork out2 = !out1 || c2; out1 = out1; ns = ns; join
if ( cs == 0 ) fork out2 = !out1; out1 = out1; ns = ns; join
else fork ns = 0; out1 = out1; out2 = out2; join
```

end endmodule

Target

```
module example(out1, out2, in, cs);
input in;
output out1 , out2;
always@(*) begin
```

```
fork

ns = (cs == 0) ? !cs : 0;

out1 = (cs == 0) ? !cs : !cs;

out2 = (cs == 0) ? !!cs : !!cs || c2;

join
```

end endmodule

Law

Parallel assignment completion.

(x, y, ... := e, f, ...) = (x, y, ..., z := e, f, ..., z)

Law

Parallel assignment reordering.

$$(x, ..., y, z, ... := e, ..., f, g, ...) = (x, ..., z, y, ... := e, ..., g, f, ...)$$

Verilog Synthesis

Law

Parallel assignment constant propagation. $(\vec{v}:=g; \vec{v}:=h(\vec{v})) = (\vec{v}:=h(g))$ where \vec{v} is an assignment state.

Law

Conditional constructor elimination. $((\vec{v} := g) \lhd c \rhd (\vec{v} := h)) = (\vec{v} := (g \lhd c \rhd h))$

Verilog Synthesis

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ◆□ ▶ ◆ □ ▶

A Verilog Grammar Fragment

...

modulee m_item_0orMore module_item continuous_assign always_stmt stmtS stmt seq_block par_block	::= := := := := := :=	<pre>module module_id ";" m_item_OorMore endmodule module_item m_item_OorMore () continuous_assign always_stmt "assign" lvalue "=" E ";" "always" stmt stmt stmtS () blocking_assign ";" seq_block par_block "begin" stmtS "end" "fork" stmtS "join"</pre>
par_block	::=	"tork" stmtS "join"
par_block	::= 	"fork" stmtS "join" Ivolue "" E
DIOCKINY_assign	=	

Verilog Synthesis

Transformations yielding Assignment Normal Form

synthesize: BUL{ wrap <; Law1 } <; BUL{ Law3 <; Law4 }</pre>

Verilog Synthesis

Law1: modulee₀ \rightarrow Special_TD{ lseq_bul{ make_total }[modulee₀] }(modulee₀)

 $\label{eq:make_total:} make_total: \quad blocking_assign[[id_1 = E_1]] \rightarrow transient(check[id_1] <\!\!+ add[id_1])$

 $\textbf{check:} \qquad \qquad \mathsf{id}_1 \to \mathsf{stmtS}[\![\mathsf{id}_1 = \mathsf{E}_2 \mathsf{ ; stmtS}_3 \;]\!] \to \mathsf{stmtS}[\![\mathsf{id}_1 = \mathsf{E}_2 \mathsf{ ; stmtS}_3 \;]\!]$

 $\textbf{add:} \qquad \qquad \mathsf{id}_1 \to \mathsf{stmtS}[\![\]\!] \to \mathsf{stmtS}[\![\ \mathsf{id}_1 = \mathsf{id}_1; \]\!]$

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

- $\label{eq:propagate:blocking_assign[[id_1 = E_1]] \rightarrow E[[id_1]] \rightarrow E_1$

Result Summary

	fork
	ns = (cs == 0) ? !cs : 0;
$ \Rightarrow $	out1 = (cs == 0) ? !cs : !cs;
	out2 = (cs == 0) ? !!cs : !!cs c2;
	join
	⇒

Verilog Synthesis

For Further Reading I

J. Kyoda and H. Jifeng

Towards an Algebraic Synthesis of Verilog Technical Report, UNU/IIST Report No. 218, 2001.

V. L. Winter and M. Subramaniam Dynamic Strategies, Transient Strategies, and the Distributed Data Problem.

Science of Computer Programming (Special Issue on Program Transformation), 52:165–212, Elsevier, 2004.

V. L. Winter

Strategy Construction in the Higher-Order Framework of TL.

Electronic Notes in Theoretical Computer Science (ENTCS), 124(1), 2004

・ロト < 同ト < 目ト < 目ト < 目と のQQ